Introduction
BiC-DMOS [1] process is widely used for automotive ASIC, display driver and power supply management. Especially, LDMOS (Lateral Double diffused MOS) transistor is a key element for high power operation in this process. It is known that the degradation of LDMOS device under high power operation is suppressed by extending the accumulation region under the gate [2] . In addition, the self-heating phenomenon of LDMOS under high power operation should seriously influence on the reliability [3, 4] . However, there are few reports about the influence on the LDMOS device deterioration in the case that both the device structure and the junction temperature (T j ) are different. In this paper, we mention a hot carrier mechanism of LDMOS through detailed investigation using different device structure and different T j .
Experiments
LDMOS transistors in this study are processed in the 0.25 µm SOI-BiC-DMOS technology [1] . Fig. 1 shows the schematic cross-section of LDMOS used in this study. The degradation of LDMOS under the hot-carrier injection is evaluated on the different lengths of N -region under the gate, whose lengths are 1.0 µm (GT10) and 1.3 µm (GT13), respectively. Hot carrier degradation is evaluated at the condition of V g = 7 V and V d = 35 V, for a high power condition at the room temperature (T a = 25 0 C). Drain voltage is applied at DC mode, and gate voltage is applied at AC mode with pulse width of 1 µs. T j of LDMOS device under high power operation is estimated by simulated thermal resistance and controlled by the duty of V g pulse operation, as summarized in table I.
Results and Discussion
Fig . 2 depicts the dependence of V th shift and Ids shift on T j after the accumulated net stress of 1000s. It is noted that these shifts aren't influenced by switching stress in AC mode stress [5] . No difference of V th shift can be seen between GT10 and GT13. Moreover, V th shifts increase with increasing the T j . On the contrary, the behavior of I ds shift is quite different. I ds shift of GT10 is larger than that of GT13. Furthermore, the dependence of the I ds shift on T j shows a small tendency. To clarify these phenomena, charge pumping measurement is carried out. Fig. 3 represents charge pumping current after the stress. The I cp signal consists of two components of N -region (V base < -1V) and P-body region (V base >-1V). The origin of V th shift should be the interface state generation in P-body region. Therefore, the dependence of I cp signal in P-body region on T j and GT is shown in Fig. 4 . I cp shift of GT10 and GT13 are almost the same and T j coefficient of I cp shift shows a good agreement with that of V th shift. It is found that V th shift is attributed to the bias temperature instability, which is determined by the vertical electric field. Fig. 5 shows charge pumping current of LOCOS edge region after stress to analyze the I ds shift. The V g-low for charge pumping measurement is relatively high to evaluate the LOCOS edge region, because the origin of I ds shift would be interface state generation in this region. I cp of GT10 is larger than that of GT13. Higher electric field at Bird's Beak (B.B.) region of GT10 structure produces the large amount of interface state. Moreover, the lower duty cycle, which corresponds to the lower T j , results in large I cp . It is expected that hot carrier is easily generated and injected as the temperature is reduced. The device simulation is carried out to clarify this phenomenon in more detail. Fig. 6 gives the estimated amount of hot electron and I cp shift at B.B. region, which is obtained from the value at V g-low of -8 V in Fig. 5 . Here, the amount of hot electron is calculated from electron concentration (ele.conc.) and probability (P ΦB ) followed by Lucky-electron model [6] . The temperature dependence of various parameters is taken into account for the probability (P ΦB ) that an electron will acquire an enough kinetic energy. The behavior of I cp shift and hot electron should show same tendency. Moreover, both value show relatively small increase as decreasing the temperature T j . The behavior of I ds shift is explained by above discussion.
Conclusions
We investigate the dependence of hot-carrier degradation on junction temperature for two types of LDMOS, which has different N -offset length, in detail. V th shift according to the bias temperature mode is observed. On the contrary, the I ds shift is influenced by the N -offset length and a relatively small increase of I ds shift is observed as decreasing the junction temperature. These phenomena are clarified by the charge pumping measurement and hot-carrier simulation. 1.E-03
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